# mos integrated circuit $\mu$ **PD17108**

### **4 BIT SINGLE-CHIP MICROCONTROLLER**

The  $\mu$ PD17108, tiny microcontroller, consists of 1K-byte (512 × 16 bits) ROM, 16 × 4 bit RAM, and 16 input/ output ports.

The 17K architecture of the CPU uses general registers so that data memory can be manipulated directly for effective programming. Every instruction is 1 word long, consisting of 16 bits.

#### **FEATURES**

NEC

•	Program memory (ROM)	:	1K byte (512 $ imes$ 16 bits)
•	Data memory (RAM)	:	$16 \times 4$ bits
•	Input/output ports	:	16 ports (including four N-ch open-drain outputs)
•	Instruction execution time	:	128 $\mu$ s (for fcc = 62.5 kHz) to 8 $\mu$ s (for fcc = 1 MHz)
•	Stack level	:	1
•	A standby function (with the HALT and STC	DP	modes)
•	Data memory can retain data on low voltag	je	(2.0 V at minimum).
•	An RC oscillator for the system clock	:	Capacitors are built in (only a resistor is required externally).
•	Operating supply voltage	:	2.5 to 6.0 V (at fcc = 250 kHz)

4.5 to 6.0 V (at fcc = 1 MHz)

#### APPLICATIONS

• Controlling electric appliances or toys

#### **ORDERING INFORMATION**

Part number	Package
μPD17108CS-×××	22-pin plastic shrink DIP (300 mil)
$\mu$ PD17108GS- $\times$ $\times$	24-pin plastic SOP (300 mil)

The information in this document is subject to change without notice.


# NEC

#### **★** FUNCTIONS


ltem	Function
ROM	1K byte (512 $\times$ 16 bits)
RAM	$16 \times 4$ bits
Stack	1 level
Number of I/O ports	16 (N-ch open-drain output ports: 4)
System clock (fcc)	RC oscillation
Instruction execution time	128 $\mu$ s (when fcc = 62.5 kHz) to 8 $\mu$ s (when fcc = 1 MHz)
Standby function	HALT/STOP
Operating supply voltage	2.5 to 6.0 V (at fcc = 62.5 kHz to 250 kHz) 4.5 to 6.0 V (at fcc = 62.5 kHz to 1 MHz)
Package	22-pin plastic shrink DIP (300 mil) 24-pin plastic SOP (300 mil)
One-time PROM	μPD17P108

Caution Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics. Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.

#### **PIN CONFIGURATION (TOP VIEW)**



#### **BLOCK DIAGRAM**



#### **PIN FUNCTIONS**

#### **Pin functions**

#### Port pins

Pin	I/O	Function		Reset
P0A0-P0A3	I/O	CMOS (push-pull) 4-bit I/O port (port 0A)		High impedance (input mode)
P0B0/RLSHALT P0B1/RLSSTOP P0B2 , P0B3	I/O		For releasing the STOP mode N-ch open-drain 4-bit I/O port (port 0B) A built-in pull-up resistor can be connected with a mask option bit by bit.	
P0C₀-P0C₃	I/O	CMOS (push-pull) 4-bit I/O port (port 0C)		High impedance (input mode)
P0D0-P0D3	I/O	CMOS (push-pull) 4-bit I/O port (port 0D)		High impedance (input mode)

#### Non-port pins


Pin	I/O	Function
RESET	Input	<ul> <li>Reset input pin</li> <li>A built-in pull-up resistor can be connected with a mask option.</li> </ul>
Vdd	-	Positive power supply pin
GND	-	GND pin
OSC <sub>0</sub> , OSC <sub>1</sub>	-	Pins to be connected to the system clock oscillator

I/O: Input/output


#### Equivalent input/output circuits

Below are simplified diagrams of the equivalent input/output circuits.


#### (1) P0A, P0C, and P0D




#### (2) P0B<sub>0</sub> and P0B<sub>1</sub>



#### (3) P0B2 and P0B3



(4) RESET



#### ★ Handling unused pins

When connecting unused pins, the following conditions and handling are recomm	ended:
---	--------

	D:-		Recommended conditions and handling		
		Pin	Internal	External	
Port	Input	P0A, P0C, P0D	-	Connect each pin to VDD or to ground	
	mode	P0B	Pull-up resistors that can be specified by the mask option are not incorporated.	through a resistor <sup>№ote</sup> .	
			Pull-up resistors that can be specified with the mask option are incorporated.	Leave open.	
	Output mode	P0A, P0C, P0D (CMOS ports)	-		
		P0B (N-ch open-	Outputs low level without pull-up resistors that can be specified with the mask option		
		drain port)	Outputs high level with pull-up resistors that can be specified with the mask option		

**Note** When a pin is pulled up (connected to V bb through a resistor) or pulled down (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general a resistor of 10 to 100 kilohms is suitable.

# Caution To fix the output level of a pin, it is recommended that the level be specified repeatedly within a loop in a program.

#### Notes on use of the RESET pin


The  $\overline{\text{RESET}}$  pin has the test mode selecting function for testing the internal operation of the  $\mu$ PD17108 (IC test), besides the functions shown in "**Pin functions**."

Applying a voltage exceeding V<sub>DD</sub> to the  $\overline{\text{RESET}}$  pin causes the  $\mu$ PD17108 to enter the test mode. When noise exceeding V<sub>DD</sub> comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the RESET pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

Connect a diode with low VF between the pin
 Connect a capacitor between the pin and VDD.
 and VDD.



#### CONTENTS

1.	PROGRAM COUNTER (PC)						
	1.1	CONFI	GURATION OF THE PROGRAM COUNTER (PC)	9			
	1.2	FUNCT	IONS OF THE PROGRAM COUNTER (PC)	9			
2.	стло	Y		10			
۷.	JIA	//		10			
3.	PROC	GRAM N	/IEMORY (ROM)	11			
4.	DATA	A MEMO	DRY (RAM)	12			
	4.1	CONFI	GURATION OF THE DATA MEMORY (RAM)	12			
		4.1.1	Functions of the General Data Memory	12			
		4.1.2	Functions of the General Register	12			
		4.1.3	Functions of the Port Register	12			
		4.1.4	Functions of the System Register	13			
5.	ALU	BLOCK		16			
	5.1	5.1 ALU BLOCK CONFIGURATION					
	5.2	FUNCT	IONS OF THE ALU BLOCK	16			
		5.2.1	Functions of the ALU	16			
		5.2.2	Functions of Temporary Registers A and B	20			
		5.2.3	Functions of the Status Flip-Flop	20			
		5.2.4	Performing Operations in 4-Bit Binary	21			
		5.2.5	Performing Operations in BCD	21			
		5.2.6	Performing Operations in the ALU Block	22			
	5.3						
		BCD)		23			
		5.3.1	Addition and Subtraction When CMP = 0 and BCD = 0	23			
		5.3.2	Addition and Subtraction When CMP = 1 and BCD = 0	23			
		5.3.3	Addition and Subtraction When CMP = 0 and BCD = 1	24			
		5.3.4	Addition and Subtraction When CMP = 1 and BCD = 1	24			
		5.3.5	Warnings Concerning Use of Arithmetic Operations	25			
	5.4	LOGIC	AL OPERATIONS	25			
	5.5	BIT EV	ALUATIONS	26			
		5.5.1	TRUE (1) Bit Evaluation	26			
		5.5.2	FALSE (0) Bit Evaluation	27			
	5.6	COMP	ARISON EVALUATIONS	27			
		5.6.1	"Equal" Evaluation	28			
		5.6.2	"Not Equal" Evaluation	28			
		5.6.3	"Greater Than or Equal" Evaluation	29			
		5.6.4	"Less Than" Evaluation	29			
	5.7	ROTAT	IONS	30			
		5.7.1	Rotation to the Right	30			
		5.7.2	Rotation to the Left	31			

 $\star$ 

# NEC


	6.	PORTS					
		6.1	PORT 0A (P0A₀ TO P0A₃)	32			
		6.2	PORT 0B (P0B0/RLSHALT, P0B1/RLSSTOP, P0B2, P0B3)	32			
		6.3	PORT 0C (P0C <sub>0</sub> TO P0C <sub>3</sub> )	32			
		6.4	PORT 0D (P0D₀ TO P0D₃)	33			
*		6.5	NOTES ON MANIPULATING PORT REGISTERS	34			
	7.	STAN	IDBY FUNCTIONS	35			
		7.1	HALT MODE	35			
		7.2	STOP MODE	35			
		7.3	SETTING AND RELEASING THE STANDBY MODES	35			
*		7.4	HARDWARE STATUSES IN STANDBY MODE	36			
		7.5	TIMING FOR RELEASING THE STANDBY MODES	36			
	8.	RESE		38			
		8.1	RESET FUNCTION	38			
	9.	RESE	RVED WORDS USED IN ASSEMBLY LANGUAGE	39			
		9.1	MASK-OPTION PSEUDO INSTRUCTIONS	39			
			9.1.1 OPTION and ENDOP Pseudo Instructions	39			
			9.1.2 Mask-Option Definition Pseudo Instructions	39			
		9.2	RESERVED SYMBOLS	41			
	10.	INST	RUCTION SET	42			
		10.1	INSTRUCTION SET LIST	42			
		10.2	INSTRUCTIONS	43			
*		10.3	ASSEMBLER (AS17K) BUILT-IN MACRO INSTRUCTIONS	45			
	11.	ELEC	TRICAL CHARACTERISTICS	46			
	12.	СНА	RACTERISTIC CURVES (FOR REFERENCE)	49			
	13.	PAC	AGE DIMENSIONS	52			
	14.	RECO	OMMENDED SOLDERING CONDITIONS	56			
	15.	DIFFE	ERENCES BETWEEN THE $\mu$ PD17108, $\mu$ PD17108L, and $\mu$ PD17P108	57			
	16.	τινγ	MICROCONTROLLER FAMILY	57			
	ΑΡ	PENDI	X DEVELOPMENT TOOLS	58			

#### 1. PROGRAM COUNTER (PC)

#### 1.1 CONFIGURATION OF THE PROGRAM COUNTER (PC)

As shown in Fig. 1-1, the program counter is a 9-bit binary counter.

#### Fig. 1-1 Program Counter



#### 1.2 FUNCTIONS OF THE PROGRAM COUNTER (PC)

The program counter specifies the address of a program memory (ROM) or a program.

Usually, every time an instruction is executed, the program counter is incremented by one. When a branch instruction (BR), a subroutine call instruction (CALL), or a return instruction (RET) is executed, the address specified in the operand is loaded in the PC. Then the instruction in the address is executed. When a skip instruction is executed, the address of the instruction next to the skip instruction is specified irrespective of the contents of the skip instruction. If the skip conditions are satisfied, the instruction next to the skip instruction is executed as a No Operation (NOP) instruction. So, the NOP instruction is executed and the address of the next instruction is specified.

#### 2. STACK

Stack of the  $\mu$ PD17108 is a register in which the return address of a program is saved when a subroutine call instruction is executed. One level of address stack is provided.

Fig. 2-1 shows the relationship between the PC, the stack, and the operand of BR and CALL instructions.






Fig. 2-1 Relationship between the PC, the Stack, and the Operand of BR and CALL Instructions

In Fig. 2-1, AHn, AMn, and ALn (n = 0 to 3) indicate bit positions in a 16-bit instruction as follows:





When the assembler (AS17K) is not used and a BR or CALL instruction is used, AH2 and AH1 must be set to 0.

Reset input clears all bits of the program counter to 0.

#### 3. PROGRAM MEMORY (ROM)

Fig. 3-1 shows the program memory (ROM) configuration.


As shown in the figure, the program memory has 512 words by 16 bits.

The program memory has been addressed in units of 16 bits. The addresses 0000H to 01FFH are specified by the program counter (PC).

Every instruction is a 1 word long, consisting of 16 bits. One instruction can therefore be stored at one address in program memory.

Address 0000H is used as a reset start address.

#### Fig. 3-1 Program Memory Map



#### 4. DATA MEMORY (RAM)


The data memory stores data of arithmetic/logic and control operations. Data can be always written to or read from it by means of instructions.


#### 4.1 CONFIGURATION OF THE DATA MEMORY (RAM)

Fig. 4-1 shows the configuration of the data memory (RAM).

The data memory is configured in units of four bits, or "one nibble," and an address is assigned to each four bits of data. The high-order three bits are called the "row address," and the low-order four bits are called the "column address."

According to its functions, the data memory is divided into three blocks as shown below: General data memory, port register, and system register.





#### 4.1.1 Functions of the General Data Memory

The general data memory is a part of the data memory from which the system register (SYSREG) and port register are excluded. By executing a data memory manipulation instruction, a four-bit arithmetic operation and comparison, evaluation, and transfer between data on data memory and any immediate data can be executed with a single operation.

#### 4.1.2 Functions of the General Register

The general register indicates any identical row address (16 nibbles) in the data memory specified in the register pointer (RP) in the system register. Since the  $\mu$ PD17108 register pointer is always set to 0, the general data memory is also used as a general register. The general register can operate or transfer data to and from the data memory.

#### 4.1.3 Functions of the Port Register


The port register is used to set output data or to read the input data of input/output ports.

Once data is written to the port register corresponding to a port, the port is set to output mode and outputs the data unless another data is rewritten (the output mode is maintained until the port register is reset). Whenever a read instruction is executed for a port register, the read data indicates the states of the pins, not the value of the port register, regardless of whether the pins are in the input or output mode.

\*

#### 4.1.4 Functions of the System Register


The system register controls the CPU. The program status word (PSWORD) is the only system register in the  $\mu$ PD17108.



#### Fig. 4-2 System Register Map

Bit 0 at address 7EH and all four bits at address 7FH (PSW) are assigned to the program status word. The BCD flag is mapped in bit 0 at address 7EH, the CMP flag is mapped in bit 3 at address 7FH, the CY flag is mapped in bit 2, and the Z flag is mapped in bit 1 at address 7FH.

The high-order three bits at address 7EH and bit 0 at address 7FH are always set to 0.



#### Fig. 4-3 Configuration of the Program Status Word

Comparison instructions (SKE, SKNE, SKGE, or SKLT) do not change the state of the CY flag, but an arithmetic operation may affect the CY flag according to the result even if the CMP flag is set.

Each bit of the program status word is initialized to 0 when a reset signal is applied.

The Z flag in the program status word changes according to the set value of the CMP flag as listed in Table 4-1.

Table	4-1	Change	in	Ζ	Flag
-------	-----	--------	----	---	------

Conditions	CMP = 0	CMP = 1
When arithmetic operation results in 0	Z ← 1	Z flag does not change
When arithmetic operation results in a non-zero value	$Z \leftarrow 0$	$Z \leftarrow 0$

While CMP is 1, if an arithmetic operation results in 0H when the value of the Z flag is 1, the Z flag does not change. If an arithmetic operation results in other than 0H, the Z flag is reset to 0 and remains intact even when a second arithmetic operation results in 0H.

After the CMP and Z flags are set to 1, subtraction and comparison are performed several times. Then, if the Z flag still indicates 1, all of the comparison operations showed a match, resulting in 0. If the Z flag is 0 after the comparison operations, a mismatch occurred in at least one comparison operation.

#### Example of 12-bit data comparison

; Is the 12-bit data stored in M001, M002, and M003 equal to 456H? CMP456:

SET2	CMP, Z	
SUB	M001, #4	; Stores the data in M001, M002, and M003.
SUB	M002, #5	; Does not damage the data.
SUB	M003, #6	;
; CLR1	CMP	
SKT1	Z	; Resets CMP automatically when the bit test instruction is executed.
BR	DIFFER	; ≠ 456H
BR	AGREE	; = 456H

\*

#### ★ 5. ALU BLOCK

TheALUs.sedioperformingarithmeticoperations/ogicaloperations/bievaluationscomparison exelutionscrubschmanablema

#### 5.1 ALU BLOCK CONFIGURATION

Fig5-1showstheconfigurationofiheALUblock

AsshowninFig5-1,theALUblockconsistsofthemain4-bitclataprocessortemporaryregistersAand

BhesausipilopfocontrolinghesausotheALU and hecksimetron version i outifour seduring

ailmeticpeatonirBCD.

AshowiiFg51hesausiplepconsistenhebbwinglegzerdlegiplepanylagip

foptomparallagiptopandheBCDlagiptop

Eachlaginthestatusfipflopcorrespondsdirectlyticallagintheprogramstatusword(PSWORD: addresses78-1777-110cated inthesystem register:Thelagsintheprogramstatuswordarethefollowing: Zeroflag(2), carryflag(CY), compareflag(CVP), and the BCDflag(BCD).

#### 5.2 FUNCTIONS OF THE ALU BLOCK

Anthmeticpeationslogicalpeationslotevaluationspomparisonevaluationspandotationsare performed using the instruction in the ALU block Tables Tisseed hand the metiological instruction, evaluation instruction in the ALU block Tables Tisseed hand the metiological instruction,

By eight studion stated Tables 7,4 bail metal graduation special and tables a

#### 5.2.1 Functions of the ALU

Theaithmeticpeationsconsistefablionands.bitationAnthmeticpeationscarbeperformedon thecontentsofthegeneralegisterandblatamemoryoronimmediatedataandhecontentsofolatamemory. OperationsinbinaryareperformedonfourbitsofdataandoperationsinBCDareperformedononeplace.

LogicalperationsinducleANDingORingandXORingTheiroperandscarbegeneralregistercontents and data memory contents, or data memory contents and limit mediated at a.

Bitevaluationisusectodeterminewhetherbitsin4bitdataindatamemoryareOor1.

Comparisonevaluationisusectocomparecontentsofdatamemorywithimmediatedataltisusectio determinewhetheronevalueisequatoorgreaterthantheother/essthantheother/orifloothvaluesare equationotequal.

Rotaloris.exclshikkibilari tegereaksisteorebirthedeolorolistassignikarbi (dénuhigit)

#### Fig. 5-1 Configuration of the ALU




Table 5-1	List of	ALU	Instructions (1)	(2)
-----------	---------	-----	------------------	-----

ALU fu	nction	Instruction	Operation	Explanation
Arithme- tic	Addi- tion	ADD r, m	(r) ← (r) + (m)	Adds contents of general register and data memory. Result is stored in general register.
opera- tions		ADD m, #n4	(m) ← (m) + n4	Adds immediate data to contents of data memory. Result is stored in data memory.
		ADDC r, m	$(r) \leftarrow (r) + (m) + CY$	Adds contents of general register, data memory and carry flag. Result is stored in general register.
		ADDC m, #n4	(m) ← (m) + n4 + CY	Adds immediate data, contents of data memory and carry flag. Result is stored in data memory.
	Sub- trac-	SUB r, m	(r) ← (r) - (m)	Subtracts contents of data memory from contents of general register. Result is stored in general register.
	tion	SUB m, #n4	(m) ← (m) - n4	Subtracts immediate data from data memory. Result is stored in data memory.
		SUBC r, m	(r) ← (r) - (m) - CY	Subtracts contents of data memory and carry flag from contents of general register. Result is stored in general register.
		SUBC m, #n4	(m) ← (m) - n4 - CY	Subtracts immediate data and carry flag from data memory. Result is stored in data memory.
Logical opera-	Logical OR	OR r, m	$(r) \leftarrow (r) \lor (m)$	OR operation is performed on contents of general register and data memory. Result is stored in general register.
tions		OR m, #n4	(m) ← (m) ∨ n4	OR operation is performed on immediate data and con- tents of data memory. Result is stored in data memory.
	Logical AND	AND r, m	$(r) \leftarrow (r) \land (m)$	AND operation is performed on contents of general register and data memory. Result is stored in general register.
		AND m, #n4	(m) ← (m) ∧ n4	AND operation is performed on immediate data and contents of data memory. Result is stored in data memory.
	Logical XOR	XOR r, m	$(r) \leftarrow (r) \forall (m)$	XOR operation is performed on contents of general register and data memory. Result is stored in general register.
		XOR m, #n4	(m) ← (m) <del>∀</del> n4	XOR operation is performed on immediate data and contents of data memory. Result is stored in data memory.
Bit evalua-	True	SKT m, #n	$CMP \leftarrow 0$ , if (m) $\land$ n = n, then skip	Skips next instruction if all bits in data memory specified by n are TRUE (1). Result is not stored.
tion	False	SKF m, #n	$CMP \leftarrow 0$ , if (m) $\land n = 0$ , then skip	Skips next instruction if all bits in data memory specified by n are FALSE (0). Result is not stored.
Com- parison	Equal	SKE m, #n4	(m) - n4, skip if zero	Skips next instruction if immediate data equals contents of data memory. Result is not stored.
evalua- tion	Not equal	SKNE m, #n4	(m) - n4, skip if not zero	Skips next instruction if immediate data is not equal to contents of data memory. Result is not stored.
	≧	SKGE m, #n4	(m) - n4, skip if not borrow	Skips next instruction if contents of data memory is greater than or equal to immediate data. Result is not stored.
	<	SKLT m, #n4	(m) - n4, skip if borrow	Skips next instruction if contents of data memory is less than immediate data. Result is not stored.
Rotation	Rotate to the right	RORC r		Rotate contents of the general register along with the CY flag to the right. Result is stored in general register.

ALU function		Operation	depending on the	program	status word (PSWORD)
Arithmetic operation					
	Value in BCD flag	Value in CMP flag	Operation	CY flag	Z flag
	0	0	Store result of binary operation	Set (1) when	Set (1) when result of operation is 0000B, otherwise reset (0).
	0	1	Do not store result of binary operation	carry or borrow is gener-	Status maintained when result of operation is 0000B, otherwise reset (0).
	1	0	Store result of decimal operation	ated, otherwise reset (0).	Set (1) when result of operation is 0000B, otherwise reset (0).
	1	1	Do not store result of decimal operation		Status maintained when result of operation is 0000B, otherwise reset (0).
				1 1 1 1 1 1 1 1 1	
Logical operations					
operations	on't care maintained)	Don't care (maintained)	No change	Don't care (main- tained)	Don't care (maintained)
				1 1 1 1 1	
				1 1 1 1 1 1	
Bit evaluation	)on't care maintained)	Reset	No change	Don't care (main- tained)	Don't care (maintained)
Comparison evaluation	on't care maintained)	Don't care (maintained)	No change	Don't care (main- tained)	Don't care (maintained)
			 	I	
				1 1 1 1 1 1 1	
Rotation	)on't care maintained)	Don't care (maintained)	No change	Value in b₀ of the gen- eral register	Don't care (maintained)

#### Table 5-1 List of ALU Instructions (2/2)

- 5.2.2 Functions of Temporary Registers A and B TemporaryegistersAandBareneededforprocessingof4bitdatTheseregistersare.sedfortemporary storageofhelistandscoondbateoperandsofarinstruction
- 5.2.3 Functions of the Status Flip-Flop

ThestatusfipflopisusedforcontrollingoperationoftheALUandforstoringdatawhidthasbeen processedEadflagithestatusfipflopconespondediedlyteallagitheprogramstatuswordPSWORD) located thesystemegisterThismeanstrativherallagithesystemegisterismanipulatedisthesame asmanipulatingallagithestatusfipflopEadflagitheprogramstatuswordsdesorbedbelow.

(1) Z flag

Thislegise(1)when the esub finant metic period is 0000 Botherwise is set (1) However; accessible closed below, depending on the status of the CIVIP flag the conditions which cause this flag to be set (1) can be changed.

- (i) When CMP = 0 Złajsze(1)when the esub farmation period provide the wisa is essent (0).
- (ii) When CMP = 1 Theprevioussaleothezllagismaintained/whentheesultofanaithmeticoperationis0000B, otherwisaliseset(0)Onlyaffedeobyaithmeticoperations
- (2) CY flag

Thislagisse(1)whenecanyorborrowisgeneratedintheresultofanarithmeticoperation,otherwise

#### ËSE

When an arithmetic operation is being performed using a cany or borrow, the operation is performed using the Magen tester initian to it when a cation ROR Christius in its performed has near the other of the CMagen ealer of th

(3) CMP flag

When the CMP legise(1)) ness lofar all meticipitation is not stated relihed togen callegister or data memory. When the blevaluation instruction is performed the CMP legislesse(0). The CMP legisles not affect comparison evaluations by picebase at legislations.

(4) BCD flag

When the BCD lagissel (1), all arithmeticoperations are performed in BCD. When the lagises set (0), abpeations are performed in 4 biblinary. The BCD lag possible for the decision of the set of the

Theselegisanaksbesethroughdiectmanipulationofhealuesi thepogeneratus void PSWOPD). When thelegisi thepogeneratus voidaemanipulated the corresponding legist the status lipitopis atomaripulated 5.2.4 Performing Operations in 4-Bit Binary WhentheBCDlagissettc0arithmeticoperationsareperformedir4bilbinary.

5.2.5 Performing Operations in BCD

When the BCD lagisse to 1, aith meticoperations are performed in BCD. Table 52 shows the differences in the results of operations performed in 4 bit binary and in BCD. When the result of an addition in BCD is equal to operate than 20, or the result of subtraction in BCD is outside of the ange 10 to +9 avalue of 1010 BOA+ to high existence between Table 52.

Operation		dition in it binary	Ado BCI	dition in D	Operation		traction in binary	Subt BCD	raction in
result	CY	Operation result	CY	Operation result	result	CY	Operation result	CY	Operation result
0	0	0000	0	0000	0	0	0000	0	0000
1	0	0001	0	0001	1	0	0001	0	0001
2	0	0010	0	0010	2	0	0010	0	0010
3	0	0011	0	0011	3	0	0011	0	0011
4	0	0100	0	0100	4	0	0100	0	0100
5	0	0101	0	0101	5	0	0101	0	0101
6	0	0110	0	0110	6	0	0110	0	0110
7	0	0111	0	0111	7	0	0111	0	0111
8	0	1000	0	1000	8	0	1000	0	1000
9	0	1001	0	1001	9	0	1001	0	1001
10	0	1010	1	0000	10	0	1010	1	1100
11	0	1011	1	0001	11	0	1011	1	1101
12	0	1100	1	0010	12	0	1100	1	1110
13	0	1101	1	0011	13	0	1101	1	1111
14	0	1110	1	0100	14	0	1110	1	1100
15	0	1111	1	0101	15	0	1111	1	1101
16	1	0000	1	0110	-16	1	0000	1	1110
17	1	0001	1	0111	-15	1	0001	1	1111
18	1	0010	1	1000	-14	1	0010	1	1100
19	1	0011	1	1001	-13	1	0011	1	1101
20	1	0100	1	1110	-12	1	0100	1	1110
21	1	0101	1	1111	-11	1	0101	1	1111
22	1	0110	1	1100	-10	1	0110	1	0000
23	1	0111	1	1101	-9	1	0111	1	0001
24	1	1000	1	1110	-8	1	1000	1	0010
25	1	1001	1	1111	-7	1	1001	1	0011
26	1	1010	1	1100	-6	1	1010	1	0100
27	1	1011	1	1101	-5	1	1011	1	0101
28	1	1100	1	1010	-4	1	1100	1	0110
29	1	1101	1	1011	-3	1	1101	1	0111
30	1	1110	1	1100	-2	1	1110	1	1000
31	1	1111	1	1101	-1	1	1111	1	1001

#### Table 5-2 Results of Arithmetic Operations Performed in 4-Bit Binary and BCD

5.2.6 Performing Operations in the ALU Block

Where it maticpeation stop is a program area well at a specific term of the standard program area well at a progra

Thefist Laperands four bis of Late sectors peoly the contents of meddress in the general egister or clatamemory. The second Lata operands four bis of Late sectors in the specify the contents of an address induces more represented as a minimum ediate value. For example, in the instruction

ADD r, m\_\_\_\_\_Seconddataoperand

thelistclacoperandysused opeolly the contents of an address in the general egister. The second bata operand, m, is used to specify the contents of an address in data memory. In the instruction

ADDm,#n4

thefistclateoperand/misusectospecifyanedclessinclatamemory.Thesecondoperand#m4jsimmediate ct#ut+cc4prinstution

RORCr

onlythefistclataoperand;(usedtospecifythecontentsofanaddressinthegeneralregister)isused.

Nextusing the data stored interporary registers A and B; the ALU executes the operation specified by this studor (althread construction) being executed same interpretation logical operation on rotation the data processed by the ALU is stored in the data on specified by the first data operand (general egisterad dress or data memory address) and help eration the data on comparison evaluation there sult processed by the ALU is used to determine whether romotod significance in the data on comparison evaluation there sult processed by the ALU is used to determine whether romotod significance in the data on the data on comparison evaluation there sult processed by the ALU is used to determine whether romotod significance in the data on the data o

Cautionshouldbetakenwithegardtothefollowingpoints

- )( Arithmeticoperationsareaffected by the CVIP and BCD flags in the program status word.
- LogicabperationsarenotalfedecbytheCIVPoBCDlagintheprogramstatus/vorcLogicabperations donotalfecttheZorCyflags.
- 3 BievaluationcausestheCMPflagintheprogramstatus/vordcbereset.

5.3 ARITHMETIC OPERATIONS (ADDITION AND SUBTRACTION IN 4-BIT BINARY AND BCD)

AsshowninTable53arithmeticoperationsconsistofactiliton,subtraction,addition,withcarry,and

subtractionwithborrow. These instructions are ADD ADD C, SUB, and SUBC.

TheADDADDCSUBancSUBOnstructionsatefurtherdividedinteedblionands.lotractionoffregeneral registeranddatamemoryandadditionandsubtractionofdatamemoryandimmediatedata.Whenthe operandsandmare.sedaddlionois.lotractionisperformed.singthegeneralegisteranddatamemory. Whentheoperandsmand#n4areused,additionorsubtractionisperformedusingdatamemoryand immediatedata

Anthmeticoperationsarealfededbythestatuslip-flopendheprogramstatus/vord/PSWORD)inthe systemregister.TheBCDflagintheprogramstatus/vord/PSWORD)isusedicspecify/whetherarithmetic operationsaretobeperformedin4-bitbinaryorinBCD.TheCMPflagisusedicspecify/whetherornotthe results/fithmeticpeationsatebestoed

Sections 5.3.1 to 5.3.4 explain the relationship between each command and the program status word (FSNOPD).

Arithmetic			General register and data memory	ADD r, m
operation			Data memory and immediate data	ADD m, #n4
		With carry ADDC	General register and data memory	ADDC r, m
			Data memory and immediate data	ADDC m, #n4
	Subtraction	Subtraction Without borrow SUB	General register and data memory	SUB r, m
			Data memory and immediate data	SUB m, #n4
		With borrow SUBC	General register and data memory	SUBC r, m
			Data memory and immediate data	SUBC m, #n4

#### **Table 5-3 Types of Arithmetic Operations**

5.3.1 Addition and Subtraction When CMP = 0 and BCD = 0 Additionandsubtractionareperformedin4bibinaryandhaesulisistorednthegeneralegisteror

datamemory.

When the result of the operation is greater than 1111B (carry generated) or less than 0000B (borrow generated) the Cylegisse (1) otherwise is seen (1).

When the esuitable operation is 0000 Bihazila gissel (1) egar class of whether the reiscan yor borrow, otherwise escape of the state o

5.3.2 Addition and Subtraction When CMP = 1 and BCD = 0 Additionardsubtractionarge formedri4bibinary.

However, because the CIVIPIlagissel (1); the result of the operation is not store dineither the general register or datamemory.

When there is a comparison of the comparison of

Q.

.Ø

# NEC

5.3.3 Addition and Subtraction When CMP = 0 and BCD = 1 BCDpeatonsareperformed TheseJoheopeatonsioechthegenealegisteocdatemenory/WhentheseJoheopeaton isgeatethan1001B9D)olssthan0000B(D)(heanylagise(1))otherwiselisese(0). WhentheseJoheopeatonsi000B(D)(he2lagise(1))otherwiselisese(0). OperationsinBCDareperformedby/instcomputingtheresultinbinaryandthenbyusingthedecimal conversioncircuittoconvertitheresultoclocimalForinformationconcerningthebinarytoclecimal

conversion, see Table 5-2 in Section 525.

InorderforoperationsinBCDtobeperformedproperty,notethefollowing:

(1)Resultofanadditionmustbeintherange0Dto19D.

```
      (2Resultofasubtractionmusbaintherange0Dto9D/aintherange10Dto-1D.

      Thefollowingshows/which/valueisconsideredtheCYflagintherange0Dto19D/showninhexadecimal):

      (0000Bc1(0011B)

      CY
      CY

      Thefollowingshows/which/valueisconsideredtheCYflagintherange0Dto19D/showninhexadecimal):

      (1000Bc1(0011B)

      CY
      CY

      Thefollowingshows/which/valueisconsideredtheCYflagintherange10Dto-1D/showninhexadecimal):

      (1010Bc1(1111B)

      CY
      CY
```

WhenoperationsinBCDareperformedoutsideofthelimitsol(1)and/2statedabove;theCyflagisset (1)andheesultofoperationisoutputesavaluegreaterthanorequalto1010B(04H).

5.3.4 Addition and Subtraction When CMP = 1 and BCD = 1

BCDoperationsareperformed.

The esults not stored neither the general register or data memory.

Inotherwords, the operations specified by CMP=1 and BCD=1 are both performed at the same time.

Example	MOV	FR,	#000B	;	SetstheBCDifag(BCD=1).
	MOV	PSW,	#00B	;	SetstheCMPandZflag(CMP=1,Z=1)andresetstheCYflag
				;	(CY=0).
	SUB	M1,	#00B	;	#
	SUBC	NP,	HOUB	;	\$
	SUBC	MB,	HOTB	;	8

Byexecuting the instructions insteps numbered # \$ and \$ the twelve bits in memory locations M1, M2 and M3 and the immediated at a (321) can be compared index in al.

5.3.5 Warnings Concerning Use of Arithmetic Operations Whenperformingaithmeticoperationswiththeprogramstatus/vord(PSWORD);cautionshouldbetaken withregardtatheresulfoffheoperationbeingstoredintheprogramstatus/vord.

Normaly,theCYancZlagsintheprogramstatusvorchreset(1)orreset(0)according/otheresultof thearithmeticoperationbeingexecutedHoweverywherenarithmeticoperationisperformedontheprogram statusvorchealtheesultistoredhteprogramstatusvordThismeensthathereisnovaytodeemine ithereisacanyorborrowintheresultotheoperationnoittheresultotheoperationiszero.

However,when the CVP lagisses (1) esuits of althmetic operations are not stored. Therefore, we not the boxesse the CVP not lagiswill operations are not stored to the comparison of the comparis

#### 5.4 LOGICAL OPERATIONS

AsshowninTable54kgicalperationsconsistolfogicalORkgicalANDanckgicalXORAccordingly, thelogicalperationinstructionsareORANDanckOR

TheOR,AND,andXORinstructionscanbeperformedoneitherthegeneralregisteranddatamemory,or ondatamemory and immediatedata. Theoperands of these instructions are specified in the same way as for all meticipited in the sa

Logicaloperationsarenotaffected by the BCD or CMIP flags in the program status word (PSWORD). The operations do not affect the Cyland Zilags stall.

#### **Table 5-4 Logical Operations**

Logical	Logical OR	General register and data memory	OR r, m
operation		Data memory and immediate data	OR m, #n4
Logical AND		General register and data memory	AND r, m
		Data memory and immediate data	AND m, #n4
	Logical XOR	General register and data memory	XOR r, m
		Data memory and immediate data	XOR m, #n4

Table 5-5	Table of	<b>True Values</b>	for Logical	Operations
-----------	----------	--------------------	-------------	------------

	Logical AND			Logical OR			gical X	
C =	C = A AND B			= A OF	RΒ	C =	A XO	RB
А	В	С	А	В	С	А	В	С
0	0	0	0	0	0	0	0	0
0	1	0	0	1	1	0	1	1
1	0	0	1	0	1	1	0	1
1	1	1	1	1	1	1	1	0

#### 5.5 BIT EVALUATIONS

AsshowninTable56;therearebothTRUE(1)andFALSE(0)bitevaluationinstructions.

#### TheSKTinstructionskipsthenexinstructionwherebilisevaluatedesTRUE(1)andheSKFinstruction

#### skipsthenextinstruction/vhenebilisevaluatectasFALSE(0).

The SKT and SKF instructions can only be used with data memory.

Bitevaluationsarenotalfected by the BCD flag in the program status word (PSWORD). The evaluations

 $do not affect the CY and {\tt Z} is a stall. However, when an SKT or SKF instruction is executed, the CVIP flag and the$ 

#### **8:0**

Sections 5.5.1 and 5.5.2 explain TRUE (1) and FALSE (0) bite valuations.

#### Table 5-6 Bit Evaluation Instructions

Bit evaluation	TRUE (1) bit evaluation SKT m, #n
	FALSE (0) bit evaluation SKF m, #n

#### 5.5.1 TRUE (1) Bit Evaluation

TheTRUE(1) bievaluation instruction (SKTm#n) is used to determine whether on other bisspecified by ninthefour bissofic at a memory mare TRUE(1). When all bisspecified by nare TRUE(1), this instruction causes the next instruction to be kipped.

Example	MOV	M1,	# <b>01</b> B		
	SKT	M1,	# <b>01</b> B	;	#
	BR	А			
	BR	В			
	SKT	M1,	#10B	;	\$
	BR	С			
	BR	D			

Inthisexample,bitsb	3,b 1,andb	oofdatamemoryM1areevaluatedinstepnumber		#Be	ecause
althebitsareTRUE(1);theprogrambranchestoBInstepnumber				3,b 2,andb	oofdata
memoryM1areevaluated.Sincel	b	20fdatamemoryM1isFALSE(0),theprogrambra	anchesto		
С					

#### 5.5.2 FALSE (0) Bit Evaluation

TheFALSE(Dpievaluationinstruction/SKFm/#n/susectoceterminev/hetheornothebiespecified by ninthefourbisofcatememorymareFALSE(0)/Whenalbiespecifiedby nareFALSE(0);this instruction causes the new instruction to be showed.

Example	MOV	M1,	#100B		
	SKF	M1,	#MB	;	#
	BR	А		;	
	BR	В		;	
	SKF	M1,	#110B	;	\$
	BR	С		;	
	BR	D		;	

Inthisexample,bitsb	zandb 10fdatamemoryIVI1areevaluatedinstepnumbe	r	#E	Becausebo	th
bitsareFALSE(0);theprogrambranchestoBInstepnumber		sbitsb	3,b2,andb	10fdata	memory
M1 are evaluated. Since b	3 of data memory M1 is TRUE (1),	theprogra	am branch	esto C.	

#### 5.6 COMPARISON EVALUATIONS

TheevaluationsclonotaffectheCYandZlagsatall.

AshowniTable57/heeaecompaisonevaluationinstructionsfordeterminingTonevalueSitequal to"/heequab"/geetalhanoequablpHeshanianoher. TheSKEnstructionisueedcodetermineTonevalueSigeraterthanorequalto anotheandheSKLTinstructionisueedcodetermineTonevalueSigeraterthanorequalto anotheandheSKLTinstructionisueedcodetermineTonevalueSigeraterthanorequalto anotheandheSKLTinstructionisueedcodetermineTonevalueSigeraterthanorequalto anotheandheSKLTinstructionisueedcodetermineTonevalueSigeraterthanorequalto intheSKE,SKNE,SKGE,andSKLTinstructionsperform.comparisonsbetweenavalueindatamemoryand immediatedathordet.comparevaluesinthegeneralegisteranddatamemory.see information.concerningcomparisonofthegeneralregisteranddatamemory.see Comparisonevaluationsarenotalfected.pytheBCDorOMPlagsintheprogramstatus.vord(PSWORD).

Section5.3.

Sections56.1to 5.64explainthe'equal","notequal","greaterthanorequal",and less than 'bomparison ealars

# Comparison<br/>evaluationEqual<br/>SKE m, #n4Not equal<br/>SKNE m, #n4Greater than or equal<br/>SKGE m, #n4Less than

SKLT m, #n4

#### **Table 5-7 Comparison Evaluation Instructions**

# NEC

#### 5.6.1 "Equal" Evaluation

The "equal "evaluation instruction (SKEm#n4) is used to determine immediated at another contents

#### ofalocationindatamemoryareequal.

This instruction causes then extinstruction to beskipped when their mediated at and the contents of data memory are equal.

Example MOV #00B M1, SKE M1, #00B ; # BR А BR В ; SKE M1, #100B ; \$ BR С D BR

5.6.2 "Not Equal" Evaluation

The 'notequal'evaluation instruction (SKNEm#n4) is used to determine itim mediate clata and the contents of a location in clatamemory are not equal.

Thisinstruction causes then extinstruction to be skipped when their mediated at and the contents of data memory are not equal.

Example	MOV	M1,	#00B		
	SKNE	M1,	#100B	;	#
	BR	А			
	BR	В			
	;				
	SKNE	M1,	#00B	;	\$
	BR	С			
	BR	D			

Inthisexample,becausethecontentsofdatamemoryM1andimmediatedata1000Binstep number #arenotequal,theprogrambranchestoB.Instepnumber \$becausethecontents ofdatamemoryM1andimmediatedata1010Bareequal,theprogrambranchestoC. 5.6.3 "Greater Than or Equal" Evaluation The greater than occur levaluation SKGEm#n4/a.sedochemineitheomensof alocation in datamemory is avaluegreater than or equal to the value of the immediate data operand lithe value in datamemory is greater than or equal to the alue of the immediate data operand lithe instruction datamemory is greater than or equal to the immediate data the instruction causes the next instruction data pred

Example	MOV	M1,	#100B	
	SKGE	M1,	<b>#m</b> B	; #
	BR	А		
	BR	В		
	;			
	SKGE	M1,	#100B	;\$
	BR	С		
	BR	D		
	;			
	SKGE	M1,	#100B	; %
	BR	E		
	BR	F		

InthisexampletheprogramwillistbranchtcBsincethevalueinclatamemoryislargerthan				
thatoftheimmediatedata(	#NextitwillbranchtoDsincethevalueindatamemoryisequal			
tothatoliheimmediatedata(	\$LastitvilloranchtcEsincethevalueinclatamemoryisless			
thanthatofheimmediateclata(	<b>4</b>			

#### 5.6.4 "Less Than" Evaluation

The less han leveluation instruction (SKLTm#n4) is used to be emined have nentro blocation in clatamemory is a value less than that of the immediate clata operand life value inclatamemory is less than that the immediate clata the instruction causes there winstruction to be kipped.

Example	SKLT BR BR	M1, M1, A B	#000B #100B	;	#
	; SKLT BR BR	M1, C D	# <b>00</b> 8	;	\$
	; SKLT BR BR	M1, E F	#01B	;	0/0

Inthisexampletheprogram.villiirstbranchtoBsinoethevalueindatamemoryislessthan

thatoftheimmediatedata(	#NextitvillbranchtoCsinoethevalueindatamemoryisequal
tothatotheimmediatedata(	\$LestwildranchtcEsincethevalueinclatamemoryisgreater
thanthatotheimmediatedata(	<del>3</del>

# NEC

5.7 ROTATIONS Theeeectaionistructionsforctation to heighten clorotation to held The ROR Ginstruction is used for obtained the right. The RORCinstruction can only be used with the general register. RotationusingtheRORCinstructionisnotaffectedbytheBCDorOVIPflagsintheprogramstatusword (PSWORD)TherotationclosmotaffectheZilaccatal. RotationtothelefisperformedbyusingtheadblitoninstructionADDC Sections 5.7.1 and 5.7.2 explain rotation. 5.7.1 Rotation to the Right Theinstruction.ecoforotationtcheight(RORG)otatesthecontentsofhegeneralegisterinthe decodiaasignitatt When this net usion is executed the content so the CM address on the most significant biothegeneral recisterbib 3)andhebestsignilicantbiothegeneralegister(bib oliplaced the Cylleg. Examples 1. MOV PSW, #00B ; SetsCyflagto1. MOV RĮ #100B RORC R ; # When these instructions are executed the following operation is performed. Cyflag b3 b2 b1 b0 ►1 <del>►</del>1 <del>►</del>0 <del>►</del>0 -► 1 -Basically,when otation to the ight spectromed the following operation sexecuted: CYflag  $\rightarrow$ b3,b3 $\rightarrow$ b2,b2 $\rightarrow$ b1,b1 $\rightarrow$ b0,b0 $\rightarrow$ CYflag. 2. MOV PSW, #000B ; Resets Maqua MOV RĮ #008B MOV R2 #100B MOV R3 #00B RORC R RORC R2 RORC R3

TheprogramcodeaboverotatesthetwelvebitsinR1,R2,andR3totheright.

# NEC

#### 5.7.2 Rotation to the Left Rotationtchelliperformedbyusingheeddlioninstruction,"ADDCrm".

Example	MOV	PSW,#00	000B	ResetsCyllagto0.
	MOV	Rļ	#100B	
	MOV	R2;	#10B	
	MOV	R3;	#DDB	
	ADDC	R3,R3		
	ADDC	R2/R2		
	ADDC	R1,R1		

TheprogramcodeaboverotatesthetwelvebitsinR1,R2,andR3totheleft.

#### 6. PORTS

#### 6.1 PORT 0A (P0A<sub>0</sub> TO P0A<sub>3</sub>)

Port 0A is a four-bit input/output port. CMOS (push-pull) outputs appear on these pins.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 70H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of the port 0A are placed in the output mode to continue to output written data. The data is retained until new data is written to the register.

Whenever the port register is read, the read data indicates the states of the pins <sup>Note</sup>, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

#### 6.2 PORT 0B (P0B0/RLSHALT, P0B1/RLSSTOP, P0B2, P0B3)

Port 0B is a four-bit input/output port. Only N-ch open-drain outputs appear on the pins of port 0B. The N-ch open-drain output mode allows application of 9 V, so it can be used for interfacing with a circuit operating on a different power supply voltage.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 71H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of port 0B are placed in the output mode to continue to output written data. The data is retained unless new data is written to the register.

Writing 1 to the port register makes the N-ch open-drain output pin high-impedance. Therefore, the pin which outputs 1 can be used as an input pin.

Whenever the port register is read, the read data indicates the states of the pins **Note**, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

A P0B<sub>0</sub> input signal releases the HALT mode as a pseudo interrupt. A P0B<sub>1</sub> input signal releases the STOP mode as a pseudo interrupt. (See **Chapter 7**.)

#### 6.3 PORT OC (POC<sub>0</sub> TO POC<sub>3</sub>)

Port 0C is a four-bit input/output port. CMOS (push-pull) outputs appear on those pins.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 72H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of the port 0C are placed in the output mode to continue to output written data. The data is retained unless new data is written to the register.

Whenever the port register is read, the read data indicates the states of the pins <sup>Note</sup>, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

Note In the output mode, design an external circuit appropriately depending on the output data.

#### 6.4 PORT 0D (P0D<sub>0</sub> TO P0D<sub>3</sub>)


Port 0D is a four-bit input/output port. CMOS (push-pull) outputs appear on these pins.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 73H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of the port 0D are placed in the output mode to continue to output written data. The data is retained until new data is written to the register.

Whenever the port register is read, the read data indicates the states of the pins **Note**, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

Note In the output mode, design an external circuit appropriately depending on the output data.



#### Fig. 6-1 Port Register Map

#### ★ 6.5 NOTES ON MANIPULATING PORT REGISTERS

The states of the I/O port pins of the  $\mu$ PD17108 can be read even when the port pins have been set to output mode.

When a port register is manipulated with a built-in macro instruction (such as SETn or CLRn) or an AND, OR, or XOR instruction, the states of those pins for which the state should remain unchanged may change unexpectedly.

Especially when using some of the port 0B pins (N-ch open-drain outputs) as input pins, with the remaining port 0B pins being used as output pins, always take the possibility of this change in the states of the pins into consideration.

When a CLR1 P0B2 instruction (identical to an AND 71H, #1011B instruction) is applied to the port 0B pins, the corresponding port register and internal states are changed, as shown in Fig. 6-2.

Assume that the states of port 0B are those shown in Fig. 6-2 #. Pins P0B<sub>3</sub> and P0B<sub>2</sub>, used as output pins, output high level, while pins P0B<sub>1</sub> and P0B<sub>0</sub>, used as input pins, receive low level.

It is required that high level be output, inside the chip, from the port 0B pins to be used as input pins. Although the  $\mu$ PD17103,  $\mu$ PD17103L,  $\mu$ PD17107, and  $\mu$ PD17107L do not support pin P0B<sub>3</sub>, it is virtually assumed to exist within a program.


When a CLR1 P0B2 instruction is executed to set pin P0B 2 to low, the states of the port 0B pins change as shown in Fig. 6-2 \$. The port register changes such that pins P0B 1 and P0B<sub>0</sub>, required to output high level, actually output low level. This is because the CLR1 P0B2 instruction has been applied to the states of the port 0B pins, but not to the states of the port register.

To prevent this problem, use another instruction, such as a MOV instruction, to specify the states of all port 0B pins, not merely the states of those pins whose states are to be changed. In this example, it is recommended that a MOV 71H, #1011B instruction be used to set only pin P0B <sup>2</sup> to low.

#### Fig. 6-2 Changes in the Port Register According to the Execution of a CLR1 P0B2 Instruction

#### **#** Before the instruction is executed

State	P0B₃	P0B <sub>2</sub>	P0B1	P0B₀
Port register	1	1	1	1
Internal	H output	H output	H output	H output
Pin	Н	н	L (input)	L (input)



#### **\$** After the instruction is executed

State	P0B3	P0B <sub>2</sub>	P0B1	P0B <sub>0</sub>
Port register	1	0	0	0
Internal	H output	L output	L output	L output
Pin	Н	L	L	L

#### 7. STANDBY FUNCTIONS

The  $\mu$ PD17108 provides two standby modes, the HALT mode and the STOP mode.

#### 7.1 HALT MODE

The HALT mode stops the program counter (PC) while allowing the system clock to continue operating. The HALT mode can be entered with the HALT instruction, and can be released by a reset signal ( $\overline{\text{RESET}}$ ) or high-level input to the P0B<sub>0</sub> pin. When the HALT mode is released by a high-level signal input to the P0B<sub>0</sub> pin, the system does not wait for the system clock oscillation to settle. The instruction immediately after the HALT instruction is executed.

When the HALT mode is released forcibly by the reset signal (RESET), normal reset occurs, and the program starts at address 0H.

#### 7.2 STOP MODE

The STOP mode stops the system clock oscillation so that data can be retained at low power voltage. The STOP mode can be entered with the STOP instruction, and can be released by a reset signal (RESET) or high-level input to the POB 1 pin. When the mode is released by a high-level signal input to the POB 1 pin, the program starts with the instruction immediately after the STOP instruction.

When the STOP mode is released forcibly by the reset signal (RESET), normal reset occurs, and the program starts at address 0H.

#### 7.3 SETTING AND RELEASING THE STANDBY MODES

#### (1) Setting and releasing the HALT mode

Conditions for releasing the HALT mode are selected with the least significant bit of the operand in the HALT instruction as shown in Table 7-1. The high-order three bits of the operand must be set to 0.

#### Table 7-1 Conditions for Setting/Releasing the HALT Mode

#### HALT $000\underline{X}B \leftarrow 4$ -bit data in the operand

х	Conditions for setting/releasing the HALT mode
0	After executing a HALT instruction, the system enters the HALT mode unconditionally. The mode can be released only by the reset signal (RESET). After the mode is released, the program starts at address 0H.
1	When a HALT instruction is executed with the P0B <sub>0</sub> pin being at low level, the system enters the HALT mode. The mode can be released by the reset signal (RESET). When the mode is released, the program starts at address 0H. This mode can also be released when a high-level signal is applied to the P0B <sub>0</sub> pin. In this case, the program starts with the instruction immediately after the HALT instruction. When a HALT instruction is executed with the P0B <sub>0</sub> pin being at high level, the instruction is ignored (re- garded as a NOP instruction) and the system does not enter the HALT mode.

#### (2) Setting and releasing the STOP mode

Conditions to release the STOP mode are selected with the least significant bit of the operand in the STOP instruction as shown in Table 7-2. The high-order three bits of the operand must be set to 0.

★

#### Table 7-2 Conditions for Setting/Releasing the STOP Mode

#### STOP $000\underline{X}B \leftarrow 4$ -bit data in the operand

х	Conditions for setting/releasing the STOP mode
0	After executing a STOP instruction, the system enters the STOP mode unconditionally. All peripheral circuits are placed in the same initial state as when the system is reset, then they stop operating. The mode can be released only by the reset signal (RESET). After the mode is released, the program starts at address 0H.
1	When a STOP instruction is executed with the P0B <sub>1</sub> pin being at low level, the system enters the STOP mode. The mode can be released by the reset signal (RESET). When the mode is released, the program starts at address 0H. This mode can also be released when a high-level signal is applied to the P0B <sub>1</sub> pin. In this case, the program starts with the instruction immediately after the STOP instruction. When a STOP instruction is executed with the P0B <sub>1</sub> pin being at high level, the instruction is ignored (re- garded as a NOP instruction) and the system does not enter the STOP mode.


#### ★ 7.4 HARDWARE STATUSES IN STANDBY MODE

Hardware statuses in standby mode are as follows:

Hardware	HALT or STOP 0001B instruction	STOP 0000B instruction
Clock generator	HALT instruction: Oscillation continued STOP instruction: Oscillation disabled	Oscillation disabled
Program counter	Address following a HALT or STOP instruc- tion is indicated.	000H
Data memory (00H to 0FH)	Previous data is retained.	Previous data is retained.
Program status word (PSWORD)	Previous data is retained.	All bits are set to 0.
Port register (70H to 73H)	Previous data is retained. (Input/output mode of pins is also retained.)	Previous data is retained. (All pins are placed in input mode.)

#### Table 7-3 Hardware Statuses in Standby Mode


#### 7.5 TIMING FOR RELEASING THE STANDBY MODES



#### Fig. 7-1 Releasing the HALT Mode by RESET Input


When the RESET signal is applied to release the HALT mode, the RESET input makes a transition from low to high, then an operating mode is entered.

**Note** The HALT mode remains effective in this period, waiting for the operating mode. An operation starts after eight clock pulses on the OSC 1 pin are counted.




#### Fig. 7-2 Releasing the HALT Mode by High-Level Input to the P0B<sub>0</sub> Pin






As soon as the RESET input makes a transition from high to low in the STOP mode, the system clock starts generating clock pulses.

**Note** The HALT mode remains effective in this period, waiting for the generation of clock pulses to settle. An operation starts after eight clock pulses on the OSC 1 pin are counted.





**Note** The HALT mode remains effective in this period, waiting for the generation of clock pulses to settle. An operation starts after eight clock pulses on the OSC 1 pin are counted.

## ★ 8. RESET FUNCTION

#### 8.1 RESET FUNCTION

A low-level signal, applied to the RESET pin, resets the system, then the hardware is initialized.

The system clock oscillates as long as the power supply voltage is supplied, even if a low-level signal is applied to the  $\overline{\text{RESET}}$  pin.

A low to high transition on the RESET pin releases the reset status and causes the system to enter the operating mode once the 8-clock oscillation settling wait time has elapsed.

Table 8-1 Hardware Status after Reset

Hardware		<ul><li> Reset immediately after power on</li><li> Reset during operation</li></ul>	Reset in standby mode <sup>Note</sup>	
Program cou	nter	000H	000H	
Data memory	/ (00H to 0FH)	Undefined	Data existing before reset is retained.	
Program stat	us word (PSWORD)	All bits are set to 0.	All bits are set to 0.	
Port Input/output mode		Input	Input	
	Output latch	Undefined	Data existing before reset is retained.	

Note The hardware is initialized when the STOP 0000B instruction is executed.

## 9. RESERVED WORDS USED IN ASSEMBLY LANGUAGE

#### 9.1 MASK-OPTION PSEUDO INSTRUCTIONS

Source programs in the assembly language for the  $\mu$ PD17108 must include mask-option pseudo instructions to select pin options. To do this, be sure to catalog the D17108.OPT file in AS17108 (device file for the  $\mu$ PD17108) into the current directory beforehand.

Specify mask options for the following pins:

- P0Bo
- P0B1
- P0B2
- P0B₃
- RESET

#### 9.1.1 OPTION and ENDOP Pseudo Instructions

The part starting with the OPTION pseudo instruction and ending with the ENDOP pseudo instruction is referred to as a mask-option definition block.

The coding format of the mask-option definition block is as follows.

Only the two pseudo instructions listed in Table 9-1 can be coded in the block.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTION		[;comment]
	÷		
	ENDOP		

#### 9.1.2 Mask-Option Definition Pseudo Instructions

Table 9-1 lists the pseudo instructions to define a mask option for each pin.

Pin	Mask-option pseudo instruction	Number of operands	Operand
P0B₃ - P0B₀	ОРТРОВ	4	P0BPLUP (pull-up resistor provided) OPEN (no pull-up resistor provided)
RESET	OPTRES	1	RESPLUP (pull-up resistor provided) OPEN (no pull-up resistor provided)

The coding format of OPTP0B is as follows. To define the mask option, specify P0B 3 (first operand), P0B2, P0B1, and P0B0 in the operand field.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTP0B	(P0B <sub>3</sub> ), (P0B <sub>2</sub> ), (P0B <sub>1</sub> ), (P0B <sub>0</sub> )	[;comment]

The coding format of OPTRES is as follows.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTRES	(RESET)	[;comment]

Example The following mask options are set in a μPD17108 source file to be assembled: P0B<sub>3</sub>: Pull-up, P0B<sub>2</sub>: Pull-up, P0B<sub>1</sub>: Open, P0B<sub>0</sub>: Open RESET: Pull-up

;17108	:	
Setting mask options:		
Setting mask options.		
	OPTP0B	P0BPLUP, P0BPLUP, OPEN, OPEN
	OPTRES	RESPLUP
	ENDOP	

## 9.2 RESERVED SYMBOLS

Table 9-2 lists the reserved symbols defined in the  $\mu$ PD17108 device file (AS17108).

Name	Attribute	Value	R/W	Description
P0A0	FLG	0.70H.0	R/W	Bit 0 of port 0A
P0A1	FLG	0.70H.1	R/W	Bit 1 of port 0A
P0A2	FLG	0.70H.2	R/W	Bit 2 of port 0A
P0A3	FLG	0.70H.3	R/W	Bit 3 of port 0A
P0B0	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B3	FLG	0.71H.3	R/W	Bit 3 of port 0B
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0D0	FLG	0.73H.0	R/W	Bit 0 of port 0D
P0D1	FLG	0.73H.1	R/W	Bit 1 of port 0D
P0D2	FLG	0.73H.2	R/W	Bit 2 of port 0D
P0D3	FLG	0.73H.3	R/W	Bit 3 of port 0D
BCD	FLG	0.7EH.0	R/W	BCD arithmetic flag
PSW	MEM	0.7FH	R/W	Program status word
Z	FLG	0.7FH.1	R/W	Zero flag
CY	FLG	0.7FH.2	R/W	Carry flag
СМР	FLG	0.7FH.3	R/W	Compare flag

## Table 9-2 Reserved Symbols

R/W: Read/write

## **10. INSTRUCTION SET**

## 10.1 INSTRUCTION SET LIST

	<b>b</b> 15				
b14-b11			0		1
BIN	HEX				
0000	0	ADD	r, m	ADD	m, #n4
0001	1	SUB	r, m	SUB	m, #n4
0010	2	ADDC	r, m	ADDC	m, #n4
0011	3	SUBC	r, m	SUBC	m, #n4
0100	4	AND	r, m	AND	m, #n4
0101	5	XOR	r, m	XOR	m, #n4
0110	6	OR	r, m	OR	m, #n4
		RET			
	7	RETSK			
0111		RORC	r		
	,	STOP	S		
		HALT	h		
		NOP			
1000	8	LD	r, m	ST	m, r
1001	9	SKE	m, #n4	SKGE	m, #n4
1010	А				
1011	В	SKNE	m, #n4	SKLT	m, #n4
1100	С	BR	addr	CALL	addr
1101	D			MOV	m, #n4
1110	Е			SKT	m, #n
1111	F			SKF	m, #n

## 10.2 INSTRUCTIONS

#### Legend

- ASR: Address stack register pointed to by the stack pointer
- addr: Program memory address (11 bits, high-order two bits are always set to 0)
- CMP: Compare flag
- CY : Carry flag
- h : Halt release condition
- m : Data memory address specified by mR or mc
- mr: Data memory row address (high order)
- mc: Data memory column address (low order)
- n : Bit position (4 bits)
- n4 : Immediate data (4 bits)
- PC : Program counter
- r : General register column address
- SP : Stack pointer
- s : Stop release condition
- (×) : Contents addressed by  $\times$

Instruction	Mne-	Operand	Operation		Machin	e code	
set	monic	Operanu				Operand	
Add	ADD	r,m	$(r) \leftarrow (r) + (m)$	00000	mв	mc	r
		m,#n4	$(m) \leftarrow (m) + n4$	10000	MR	mc	n4
	ADDC	r,m	$(r) \leftarrow (r) + (m) + CY$	00010	mв	mc	r
		m,#n4	$(m) \leftarrow (m) + n4 + CY$	10010	mв	mc	n4
Subtract	SUB	r,m	$(r) \leftarrow (r) - (m)$	00001	mв	mc	r
		m,#n4	(m) ← (m) - n4	10001	mв	mc	n4
	SUBC	r,m	(r) ← (r) - (m) - CY	00011	mв	mc	r
		m,#n4	(m) ← (m) - n4 - CY	10011	mя	mc	n4
Logical	OR	r,m	$(r) \leftarrow (r) \lor (m)$	00110	mв	mc	r
operation		m,#n4	$(m) \leftarrow (m) \lor n4$	10110	mв	mc	n4
	AND	r,m	$(r) \leftarrow (r) \land (m)$	00100	mв	mc	r
		m,#n4	(m) ← (m) ∧ n4	10100	mв	mc	n4
	XOR	r,m	$(r) \leftarrow (r) \forall (m)$	00101	mв	mc	r
		m,#n4	(m) ← (m) ∀ n4	10101	mr	mc	n4
Test	SKT	m,#n	$CMP \leftarrow 0$ , if (m) $\land$ n = n, then skip	11110	mв	mc	n
	SKF	m,#n	$CMP \leftarrow 0$ , if (m) $\land$ n = 0, then skip	11111	mв	mc	n
Compare	SKE	m,#n4	(m) - n4, skip if zero	01001	mв	mc	n4
	SKNE	m,#n4	(m) - n4, skip if not zero	01011	mв	mc	n4
	SKGE	m,#n4	(m) - n4, skip if not borrow	11001	mв	mc	n4
	SKLT	m,#n4	(m) - n4, skip if borrow	11011	mв	mc	n4
Rotation	RORC	r	$\label{eq:constraint} \begin{tabular}{ c c c c c } \begin{tabular}{c} \begin{tabular}{c$	00111	000	0111	r
Transfer	LD	r,m	$(r) \leftarrow (m)$	01000	mв	mc	r
	ST	m,r	$(m) \leftarrow (r)$	11000	mπ	mc	r
	MOV	m,#n4	(m) ← n4	11101	mв	mc	n4
Branch	BR	addr	$PC \leftarrow addr$	01100		addr	
Subroutine	CALL	addr	$SP \leftarrow SP - 1$ , $ASR \leftarrow PC$ , $PC \leftarrow addr$	11100		addr	
	RET		$PC \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1110	0000
	RETSK		$PC \leftarrow ASR, SP \leftarrow SP + 1$ and skip	00111	001	1110	0000
Others	STOP	s	STOP	00111	010	1111	s
	HALT	h	HALT	00111	011	1111	h
	NOP		No operation	00111	100	1111	0000

 $\star$ 

## 10.3 ASSEMBLER (AS17K) BUILT-IN MACRO INSTRUCTIONS

Legend

flag n: FLG symbol

<> : Characters enclosed in < > can be omitted.

	Mnemonic	Operand	Operation	n
	SKTn	flag 1, …flag n	if (flag 1) - (flag n) = all "1", then skip	$1 \le n \le 4$
	SKFn	flag 1, <sup></sup> flag n	if (flag 1) - (flag n) = all "0", then skip	$1 \le n \le 4$
macro	SETn	flag 1, …flag n	(flag 1) - (flag n) ← 1	$1 \le n \le 4$
3 12.	CLRn	flag 1, …flag n	(flag 1) - (flag n) $\leftarrow$ 0	$1 \le n \le 4$
Built-i	NOTn	flag 1, <sup></sup> flag n	if (flag n) = "0", then (flag n) $\leftarrow$ 1 if (flag n) = "1", then (flag n) $\leftarrow$ 0	1 ≤ n ≤ 4
	INITFLG	<not> flag 1, ··· &lt;<not> flag n&gt;</not></not>	if description = NOT flag n, then (flag n) $\leftarrow$ 0 if description = flag n, then (flag n) $\leftarrow$ 1	1 ≤ n ≤ 4

## **11. ELECTRICAL CHARACTERISTICS**

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 $^{\circ}$ C)

Parameter	Symbol	Conditions		Rated value	Unit
Supply voltage	VDD			-0.3 to +7.0	V
Input voltage	Vi	P0A, P0C, P	0D, RESET	-0.3 to V <sub>DD</sub> + 0.3	V
		P0B When	a built-in pull-up resistor is connected	-0.3 to V <sub>DD</sub> + 0.3	V
		When	a built-in pull-up resistor is not	-0.3 to +11	V
Output voltage	Vo	P0A, P000, P	ġ <del>p</del> d	-0.3 to VDD + 0.3	V
		P0B		-0.3 to V <sub>DD</sub> + 0.3	V
		When	a built-in pull-up resistor is connected	-0.3 to +11	V
High-level output current	Іон		a built-in-pull-up rasistor is not	-5	mA
		connected Total of all pins		-15	mA
Low-level output current	Iol	Each of POA	A, POB, POC, and POD	30	mA
		Total of all	pins	100	mA
Operating ambient tempera-	TA			-40 to +85	°C
ture	Tstg			-65 to +150	°C
Storage temperature	Pd	TA = 85 °C	22-pin plastic shrink DIP	400	mW
Allowable dissipation			24-pin plastic SOP	250	1

★

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

### **CAPACITANCE** (TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
I/O capacitance	Сю	0 V for pins other than pins to be meas- ured			15	pF

I/O: Input/output

## DC CHARACTERISTICS (TA = -40 to +85 °C, V $_{\text{DD}}$ = 2.5 to 6.0 V)

Parameter	Symbol	Conditions			Min.	Тур.	Max.	Unit
High-level input volt-	VIH1	P0A, P0C, P	P0A, P0C, P0D				VDD	V
age	VIH2	RESET			0.8VDD		VDD	V
	Vінз	P0B	Note 1		0.8VDD		Vdd	V
	VIH4		Note 2		0.8VDD		9	V
Low-level input volt-	VIL1	P0A, P0C, P	0D		0		0.3V <sub>DD</sub>	V
age	VIL2	RESET			0		0.2V <sub>DD</sub>	V
	VIL3	P0B			0		0.2V <sub>DD</sub>	V
High-level output voltage	Vон	. , ,	V <sub>DD</sub> = 4.5 to 6.0 V Іон = -2 mA		V <sub>DD</sub> - 2.0			V
			Іон = -200 μА		Vdd - 1.0			V
Low-level output volt- age	Vol		V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 15 mA				2.0	V
			Ιοι = 600 μΑ				0.5	V
High-level input leak-	Ілні	P0A, P0C, P	0D, VIN = VDD				5	μΑ
age current	ILIH2	P0B, VIN = VDD					5	μΑ
	Ілнз	P0B, VIN = 9	V	Note 2			10	μΑ
Low-level input leak-		P0A, P0C, P	0D, $V_{IN} = 0 V$				-5	μΑ
age current	ILIL2	P0B, $V_{IN} = 0 V$					-5	μΑ
High-level output	ILOH1	P0A, P0C, P0D, Vout = VDD				5	μΑ	
leakage current	ILOH2	P0B, Vout = VDD					5	μΑ
	Ігонз	P0B, Vour = 9 V Note 2					10	μΑ
Low-level output leak- age current	Ιίοι	P0A, P0B, P0	0C, P0D, $V_{OUT} = 0 V$				-5	μΑ
Built-in pull-up resis- tor for pin RESET	Rres				20	47	95	kΩ
Built-in pull-up resis- tor for pin P0B	Rров				5	15	30	kΩ
Power supply current <sup>Note 3</sup>	Idd1	Operation mode	V <sub>DD</sub> = 5 V ±10 % fcc = 1.0 MHz ±20 %			0.4	1.2	mA
			V <sub>DD</sub> = 3 V ±10 % fcc = 250 kHz ±20 %			50	150	μΑ
	Idd2	HALT mode	V <sub>DD</sub> = 5 V ±10 % fcc = 1.0 MHz ±20 %			0.3	0.9	mA
			V <sub>DD</sub> = 3 V ±10 % fcc = 250 kHz ±20 %			40	120	μΑ
	Іддз	STOP mode	$V_{DD} = 5 V \pm 10 \%$			0.1	10	μA
			Vdd = 3 V ±10 %			0.1	5	μA

Notes 1. When a built-in pull-up resistor is connected

- 2. When a built-in pull-up resistor is not connected
- **3**. This current excludes the current which flows through the built-in pull-up resistors.

## CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP

**MODE** (T<sub>A</sub> = -40 to +85  $^{\circ}$ C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data hold supply volt- age	Vdddr		2.0		6.0	V
Data hold supply current	Idddr	V <sub>DDDR</sub> = 2.0 V		0.1	5.0	μΑ

## AC CHARACTERISTICS (TA = -40 to +85 °C, V $_{DD}$ = 2.5 to 6.0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	6.6		160	μs
(instruction execution time)			26.6		160	μs
High/low level width on P0B₀ and P0B₁	tрвн tрвl		10			μs
High/low level width on RESET	trsн trsl		10			μs

**Remark** tcy = 8/fcc (fcc: frequency of the system clock oscillator)


#### SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System clock	fcc	$V_{\text{DD}}$ = 4.5 to 5.5 V, Rosc = 24 k $\Omega$	800	1000	1200	kHz
oscillation frequency		$V_{\text{DD}}$ = 2.7 to 3.3 V, Rosc = 100 k $\Omega$	200	250	300	kHz
		$V_{DD}$ = 2.5 to 6.0 V, Rosc = 100 k $\Omega$	150	250	350	kHz


Caution The above conditions do not allow a resistance error.


## 12. CHARACTERISTIC CURVES (FOR REFERENCE)


fcc vs. Vod for Operation Guarantee Range (TA = -40 to +85 °C)




R vs. VDD for Operation Guarantee Range (TA = -40 to +85 °C)












Typical Characteristics: IoL vs. VoL (TA = 25 °C)



Caution The maximum absolute rating is 30 mA per pin.







Caution The maximum absolute rating is -5 mA per pin.

## **13. PACKAGE DIMENSIONS**

Package drawings of mass-produced products (1/2)

# 22 PIN PLASTIC SHRINK DIP (300 mil)





#### NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	23.12 MAX.	0.911 MAX.
В	2.67 MAX.	0.106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		S22C-70-300B-1

Caution The ES version is different from the corresponding mass-produced products in shape and material. See "ES package drawings (1/2)."

Package drawings of mass-produced products (2/2)


# 24 PIN PLASTIC SOP (300 mil)


NOTE



Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

detail of lead end





ITEM MILLIMETERS

Α	15.54 MAX.	0.612 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
Н	7.7±0.3	0.303±0.012
I	5.6	0.220
J	1.1	0.043
К	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
М	0.12	0.005
N	0.10	0.004
Р	3°+7° -3°	3°+7° -3°
		P24GM-50-300B-4


INCHES


# Caution The ES version is different from the corresponding mass-produced products in shape and material. See "ES package drawings (2/2)."

53

ES package drawings (1/2)


# 22 PIN CERAMIC SHRINK DIP (300 mil) (FOR ES)







- 1) Each lead centerline is located within 0.18 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.



ITEM	MILLIMETERS	INCHES
A	21.34 MAX.	0.841 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.46±0.05	0.018±0.002
F	0.8 MIN.	0.031 MIN.
G	3.2±0.3	0.126±0.012
Н	1.0 MIN.	0.039 MIN.
I	2.8	0.110
J	4.57 MAX.	0.180 MAX.
К	7.62 (T.P.)	0.300 (T.P.)
L	7.5	0.295
М	0.25±0.05	$0.010^{+0.002}_{-0.003}$
Ν	0.18	0.007
R	0~15°	0~15°
		P22D-70-300B-1

ES package drawings (2/2)

μ**PD17108** 

24B-50B

## **★** 14. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the  $\mu$ PD17108.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

#### Table 14-1 Soldering Conditions for Surface-Mount Devices

 $\mu$ PD17108GS- $\times$ : 24-pin plastic SOP (300 mil)

Soldering process	Soldering conditions	Recommended conditions
Infrared ray reflow	<ul> <li>Peak package's surface temperature: 235 °C</li> <li>Reflow time: 30 seconds or less (210 °C or more)</li> <li>Maximum allowable number of reflow processes: 2</li> <li><cautions> <ul> <li>(1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering.</li> <li>(2) Do not use water for flux cleaning before a second reflow soldering.</li> </ul> </cautions></li> </ul>	IR35-00-2
VPS	<ul> <li>Peak package's surface temperature: 215 °C</li> <li>Reflow time: 40 seconds or less (200 °C or more)</li> <li>Maximum allowable number of reflow processes: 2</li> <li><cautions> <ul> <li>(1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering.</li> <li>(2) Do not use water for flux cleaning before a second reflow soldering.</li> </ul> </cautions></li> </ul>	VP15-00-2
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow process: 1 Preheating temperature: 120 °C max. (measured on the package surface)	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for each side of device)	-

# Caution Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).

#### Table 14-2 Soldering Conditions for Through Hole Mount Devices

 $\mu$ PD17108CS- $\times$  22-pin plastic shrink DIP (300 mil)

Soldering process	Soldering conditions
Wave soldering (Only for terminal sections)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminal section. Care must be taken that jet solder does not come in contact with the main body of the package.

ltem	μPD17108	μPD17108L	μPD17P108		
ROM	Mask ROM 1K byte (512 × 16 bits)		One-time PROM 1K bytes (512 × 16 bits)		
Pull-up resistors of pins P0B₀-P0B₃	Mask option		None		
Pull-up resistor of RESET pin					
V <sub>PP</sub> pin and operation mode selection pins	Not pro	Provided			
Oscillation settling time (Counted in the number of clock pulses)	8		16		
Power supply voltage	2.5 to 6.0 V (when oper 4.5 to 6.0 V (when oper		1.5 to 3.6 V (when operating at fcc = 200 kHz)		
Oscillator characteristics <sup>Note</sup>	Differ depending on the type of microcontrollers ( $\mu$ PD17108, $\mu$ PD17108L, or $\mu$ PD17P108). See characteristic curves in the respective data sheets for details.				
Package	22-pin plastic shrink DIP (300 r 24-pin plastic SOP (300 mil)	nil)			

## 15. DIFFERENCES BETWEEN THE $\mu$ PD17108, $\mu$ PD17108L, and $\mu$ PD17P108

**Note** When the supply voltage and the resistance of a resistor mounted externally are the same, the oscillation frequency of the  $\mu$ PD17P108 is about 10% lower than that of the  $\mu$ PD17108 or  $\mu$ PD17108L. Therefore, when the  $\mu$ PD17108 or  $\mu$ PD17108L is used instead of the  $\mu$ PD17P108, change the resistor externally mounted appropriately.

## **16. TINY MICROCONTROLLER FAMILY**

								-
ltem	μPD17103	μPD17104	μPD17103L	μPD17104L	μPD17107	μPD17108	μPD17107L	μPD17108L
ROM capacity				1K byte (51	$2 \times 16$ bits)			
RAM capacity		16 ×						
Number of input/output port pins <sup>Note</sup>	11 (3)	16 (4)	11 (3)	16 (4)	11 (3)	16 (4)	11 (3)	16 (4)
System clock		Ceramic	oscillation	1	RC oscillation			
Power supply voltage	2.7 to 6.0 V (when operating at fx = 2 MHz) 4.5 to 6.0 V (when operating at fx = 8 MHz)		1.8 to 3.6 V operating at	-	2.5 to 6.0 V (when operating at fcc = 250 kHz 4.5 to 6.0 V (when operating at fcc = 1 MHz)			
Package	<ul> <li>16-pin DIP</li> <li>16-pin</li> <li>SOP</li> </ul>	<ul> <li>22-pin shrink DIP</li> <li>24-pin SOP</li> </ul>	• 16-pin DIP • 16-pin SOP	<ul> <li>22-pin shrink DIP</li> <li>24-pin SOP</li> </ul>	• 16-pin DIP • 16-pin SOP	• 22-pin shrink DIP • 24-pin SOP	<ul> <li>16-pin</li> <li>DIP</li> <li>16-pin</li> <li>SOP</li> </ul>	<ul> <li>22-pin shrink DIP</li> <li>24-pin SOP</li> </ul>
PROM version	μPD17P103	μPD17P104	μPD17P103	μPD17P104	μPD17P107	μPD17P108	μPD17P107	μPD17P108

**Note** A number in a parenthesis indicates the number of the N-ch open-drain outputs. N-ch open-drain outputs can be connected to internal pull-up resistors by specifying the mask option accordingly.

## APPENDIX DEVELOPMENT TOOLS

The following support tools are available for developing programs for the  $\mu$ PD17108.

#### Hardware

Name	Description
In-circuit emulator IE-17K IE-17K-ETNote 1 EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/AT <sup>TM</sup> through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine). Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. SIMPLEHOST <sup>TM</sup> , a man machine interface, implements an advanced debug environment. The EMU-17K also enables user to check the contents of the data memory in real time.
SE board (SE-17108)	The SE-17108 is an SE board for the $\mu$ PD17108, $\mu$ PD17108L, or $\mu$ PD17P108. It is used solely for evaluating the system. It is also used for debugging in combination with the in-circuit emulator.
Emulation probe (EP-17104CS)	The EP-17104CS is an emulation probe for the μPD17104, μPD17104L, μPD17P104, μPD17108L, μPD17108L, or μPD17P108.
PROM programmer [AF-9703 <sup>Note 3</sup> AF-9704 <sup>Note 3</sup> AF-9705 <sup>Note 3</sup> _AF-9706 <sup>Note 3</sup>	The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers for the $\mu$ PD17P108. Use one of these PROM programmers with the program adapter, AF-9799, to write a program into the $\mu$ PD17P108.
Program adapter (AF-9799 <sup>Note 3</sup> )	The AF-9799 is a socket unit for the $\mu$ PD17P103, $\mu$ PD17P104, $\mu$ PD17P107, or $\mu$ PD17P108. It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.

★

 $\star$ 

★

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details.
- **3.** The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9799 are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

## Software

Name	Description	Host machine	05	OS		Part number
17K series assembler	AS17K is an assembler applicable to the 17K series. In developing μPD17108 programs, AS17K is used in combination with a device file (AS17108).	PC-9800 series	MS-DOS <sup>TM</sup>		5.25-inch, 2HD	μS5A10AS17K
(AS17K)					3.5-inch, 2HD	μS5A13AS17K
		IBM PC D PC/AT		S™	5.25-inch, 2HC	μS7B10AS17K
					3.5-inch, 2HC	μS7B13AS17K
Device file (AS17108)	AS17108 is a device file for the $\mu$ PD17108 and $\mu$ PD17P108. It is used together with the assembler (AS17K) which is applicable to the 17K series.	PC-9800 MS-DOS series	5.25-inch, 2HD	μS5A10AS17103 Note		
					3.5-inch, 2HD	μS5A13AS17103 Note
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10AS17103 Note
					3.5-inch, 2HC	μS7B13AS17103 Note
Support software (SIMPLEHOST)	SIMPLEHOST, running on the Windows <sup>TM</sup> , provides man- machine-interface in develop- ing programs by using a personal computer and the in-circuit emulator.	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10ΙΕ17Κ
					3.5-inch, 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10IE17K
					3.5-inch, 2HC	μS7B13lE17K

★

╈

**Note** μS××××AS17103 indicates the AS17103, AS17103L, AS17104, AS17104L, AS17107, AS17107L, AS17108, or AS17108L.

**Remark** The following table lists the versions of the operating systems described in the above table.

OS	Versions			
MS-DOS	Ver. 3.30 to Ver. 5.00A <sup>Note</sup>			
PC DOS	Ver. 3.1 to Ver. 5.0 <sup>Note</sup>			
Windows	Ver. 3.0 to Ver. 3.1			

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.

# NEC

[MEMO]

#### **Cautions on CMOS Devices**

#### # Countermeasures against static electricity for all MOSs

**Caution** When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

#### \$ CMOS-specific handling of unused input pins

#### Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document.

#### % $\,$ Statuses of all MOS devices at initialization $\,$

#### Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

#### SIMPLEHOST is a trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or reexport of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11